The JEDEC Solid State Technology Association has released a new memory standard, LPDDR6 (JESD209-6). This standard represents a significant advancement, delivering enhanced performance, power efficiency, and security to support artificial intelligence applications and other high-performance tasks.

LPDDR6 employs a dual-channel architecture featuring 12 data (DQ) lanes per subchannel and a 32-byte access granularity, thereby optimizing bandwidth. To improve efficiency, the standard incorporates four Command/Address (CA) signals per subchannel, a static efficiency mode for high capacity, and flexible burst length management. Dynamic write NT-ODT further enhances signal integrity.

For power conservation, LPDDR6 operates with a reduced VDD2 voltage (requiring two power supplies) and includes features such as variable clock inputs, dynamic voltage and frequency scaling (DVFSL), and support for partial and active memory refresh.

Security and reliability are enhanced through Row Activation Count (PRAC), a Carve-out Meta mode for critical tasks, programmable channel protection with ECC, as well as Command/Address (CA) parity checks and integrated Built-In Self-Test (MBIST).

Leading companies, including industry giants such as MediaTek, Micron, Qualcomm, Samsung, SK hynix, Synopsys, Cadence, Advantest, and Keysight Technologies, have already expressed interest in the production and application of LPDDR6, underscoring the significance and potential of this new standard.

ORIENT